

## Precision, 500 ns Settling BiFET Op Amp

**AD744** 

FEATURES

**AC PERFORMANCE** 

500 ns Settling to 0.01% for 10 V Step

1.5  $\mu s$  Settling to 0.0025% for 10 V Step

75 V/μs Slew Rate

0.0003% Total Harmonic Distortion (THD)

13 MHz Gain Bandwidth – Internal Compensation

>200 MHz Gain Bandwidth (G = 1000)

**External Decompensation** 

>1000 pF Capacitive Load Drive Capability with 10 V/μs Slew Rate – External Compensation

#### **DC PERFORMANCE**

0.5 mV max Offset Voltage (AD744B)

10 μV/°C max Drift (AD744B)

250 V/mV min Open-Loop Gain (AD744B)

Available in Plastic Mini-DIP, Plastic SOIC, Hermetic Cerdip, Hermetic Metal Can Packages and Chip Form Surface Mount (SOIC) Package Available in Tape and

Reel in Accordance with EIA-481A Standard

#### **APPLICATIONS**

Output Buffers for 12-Bit, 14-Bit and 16-Bit DACs, ADC Buffers, Cable Drivers, Wideband Preamplifiers and Active Filters


#### PRODUCT DESCRIPTION

The AD744 is a fast-settling, precision, FET input, monolithic operational amplifier. It offers the excellent dc characteristics of the AD711 BiFET family with enhanced settling, slew rate, and bandwidth. The AD744 also offers the option of using custom compensation to achieve exceptional capacitive load drive capability.


The single-pole response of the AD744 provides fast settling: 500 ns to 0.01%. This feature, combined with its high dc precision, makes it suitable for use as a buffer amplifier for 12-bit, 14-bit or 16-bit DACs and ADCs. Furthermore, the AD744's low total harmonic distortion (THD) level of 0.0003% and gain bandwidth product of 13 MHz make it an ideal amplifier for demanding audio applications. It is also an excellent choice for use in active filters in 12-bit, 14-bit and 16-bit data acquisition systems.

The AD744 is internally compensated for stable operation as a unity gain inverter or as a noninverting amplifier with a gain of two or greater. External compensation may be applied to the AD744 for stable operation as a unity gain follower. External compensation also allows the AD744 to drive 1000 pF capacitive loads, slewing at  $10~V/\mu s$  with full stability.

Alternatively, external decompensation may be used to increase the gain bandwidth of the AD744 to over 200 MHz at high CONNECTION DIAGRAMS TO-99 (H) Package



8-Lead Plastic Mini-DIP (N) 8-Lead SOIC (R) Package and 8-Lead Cerdip (Q) Packages



gains. This makes the AD744 ideal for use as ac preamps in digital signal processing (DSP) front ends.

The AD744 is available in five performance grades. The AD744J and AD744K are rated over the commercial temperature range of 0°C to +70°C. The AD744A and AD744B are rated over the industrial temperature range of -40°C to +85°C. The AD744T is rated over the military temperature range of -55°C to +125°C and is available processed to MIL-STD-883B, Rev. C.

The AD744 is available in an 8-lead plastic mini-DIP, 8-lead small outline, 8-lead cerdip or TO-99 metal can.

#### PRODUCT HIGHLIGHTS

- 1. The AD744 is a high-speed BiFET op amp that offers excellent performance at competitive prices. It outperforms the OPA602/OPA606, LF356 and LF400.
- The AD744 offers exceptional dynamic response. It settles to 0.01% in 500 ns and has a 100% tested minimum slew rate of 50 V/μs (AD744B).
- 3. The combination of Analog Devices' advanced processing technology, laser wafer drift trimming and well-matched ionimplanted JFETs provide outstanding dc precision. Input offset voltage, input bias current, and input offset current are specified in the warmed-up condition; all are 100% tested.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# AD744—SPECIFICATIONS (@ $+25^{\circ}$ C and $\pm 15$ V dc, unless otherwise noted)

		AD744J/A/S			AD744K/B/T			T
Model	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
INPUT OFFSET VOLTAGE <sup>1</sup> Initial Offset Offset vs. Temp. vs. Supply <sup>2</sup> vs. Supply Long-Term Stability	$T_{MIN}$ to $T_{MAX}$	82 82	0.3 5 95 15	1.0 2 20	88 88	0.25 5 100 15	0.5 1.0 10	mV mV μV/°C dB dB μV/month
INPUT BIAS CURRENT <sup>3</sup> Either Input Either Input @ T <sub>MAX</sub> = J, K A, B, C S, T Either Input Offset Current Offset Current @ T <sub>MAX</sub> = J, K A, B, C S, T	$V_{\rm CM} = 0 \text{ V}$ $V_{\rm CM} = 0 \text{ V}$ $70^{\circ}\text{C}$ $85^{\circ}\text{C}$ $125^{\circ}\text{C}$ $V_{\rm CM} = +10 \text{ V}$ $V_{\rm CM} = 0 \text{ V}$ $V_{\rm CM} = 0 \text{ V}$ $70^{\circ}\text{C}$ $85^{\circ}\text{C}$ $125^{\circ}\text{C}$		30 0.7 1.9 31 40 20 0.4 1.3 20	100 2.3 6.4 102 150 50 1.1 3.2 52		30 0.7 1.9 31 40 10 0.2 0.6 10	100 2.3 6.4 102 150 50 1.1 3.2 52	pA  nA  nA  nA  pA  pA  nA  nA
FREQUENCY RESPONSE Gain BW, Small Signal Full Power Response Slew Rate, Unity Gain Settling Time to 0.01% <sup>4</sup> Total Harmonic Distortion	G = -1 $V_O = 20 \text{ V p-p}$ G = -1 G = -1 f = 1  kHz $R1 \ge 2 \text{ k}\Omega$ $V_O = 3 \text{ V rms}$	8 45	13 1.2 75 0.5	0.75	9 50	13 1.2 75 0.5	0.75	MHz MHz V/µs µs
INPUT IMPEDANCE Differential Common Mode			$3 \times 10^{12} \  5.5$ $3 \times 10^{12} \  5.5$			$3 \times 10^{12}$ $3 \times 10^{12}$	<sup>2</sup>   5.5 <sup>2</sup>   5.5	Ω  pF Ω  pF
INPUT VOLTAGE RANGE Differential <sup>5</sup> Common-Mode Voltage Over Max Operating Range <sup>6</sup> Common-Mode Rejection Ratio	$V_{CM} = \pm 10 \text{ V}$ $T_{MIN} \text{ to } T_{MAX}$ $V_{CM} = \pm 11 \text{ V}$ $T_{MIN} \text{ to } T_{MAX}$	-11 78 76 72 70	±20 +14.5, -11.5 88 84 84 80	+13	-11 82 80 78 74	±20 +14.5, - 88 84 84 80	-11.5 +13	V V V dB dB dB dB
INPUT VOLTAGE NOISE	0.1 to 10 Hz f = 10 Hz f = 100 Hz f = 1 kHz f = 10 kHz		2 45 22 18 16			2 45 22 18 16		$\begin{array}{c} \mu V \ p-p \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \end{array}$
INPUT CURRENT NOISE	f = 1 kHz		0.01			0.01		$pA/\sqrt{Hz}$
OPEN LOOP GAIN <sup>7</sup>	$V_{O} = \pm 10 \text{ V}$ $R_{LOAD} \ge 2 \text{ k}\Omega$ $T_{MIN} \text{ to } T_{MAX}$	200 100	400		250 100	400		V/mV V/mV
OUTPUT CHARACTERISTICS Voltage  Current Capacitive Load <sup>8</sup>	$\begin{split} R_{LOAD} &\geq 2 \ k\Omega \\ T_{MIN} \ to \ T_{MAX} \\ Short \ Circuit \\ Gain &= -1 \end{split}$	+13, -12.5 ±12	+13.9, -13.3 +13.8, -13.1 25	1000	+13, -12.5 ±12	+13.9, - +13.8, - 25		V V mA pF
POWER SUPPLY Rated Performance Operating Range Quiescent Current		±4.5	±15 3.5	±18 5.0	±4.5	±15	±18 4.0	V V mA

 $<sup>^{1}</sup>$ Input offset voltage specifications are guaranteed after 5 minutes of operation at  $T_A$  = +25°C.

<sup>&</sup>lt;sup>2</sup>PSRR test conditions:  $+V_S = 15 \text{ V}$ ,  $-V_S = -12 \text{ V}$  to -18 V and  $+V_S = +12 \text{ V}$  to +18 V,  $-V_S = -15 \text{ V}$ .

<sup>&</sup>lt;sup>3</sup>Bias Current Specifications are guaranteed maximum at either input after 5 minutes of operation at T<sub>A</sub> = +25°C. For higher temperature, the current doubles every 10°C.

 $<sup>^4</sup>$ Gain = -1,  $R_L$  = 2 k,  $C_L$  = 10 pF, refer to Figure 25.  $^5$ Defined as voltage between inputs, such that neither exceeds  $\pm 10$  V from ground.  $^6$ Typically exceeding -14.1 V negative common-mode voltage on either input results in an output phase reversal.

<sup>&</sup>lt;sup>7</sup>Open-Loop Gain is specified with V<sub>OS</sub> both nulled and unnulled.

<sup>&</sup>lt;sup>8</sup>Capacitive load drive specified for C<sub>COMP</sub> = 20 pF with the device connected as shown in Figure 32. Under these conditions, slew rate = 14 Vµs and 0.01% settling time = 1.5 µs typical. Refer to Table II for optimum compensation while driving a capacitive load.

Specifications subject to change without notice. All min and max specifications are guaranteed.

#### ABSOLUTE MAXIMUM RATINGS1

Supply Voltage
Internal Power Dissipation <sup>2</sup> 500 mW
Input Voltage <sup>3</sup> ±18 V
Output Short Circuit Duration Indefinite
Differential Input Voltage $\dots + V_S$ and $-V_S$
Storage Temperature Range (Q, H)65°C to +150°C
Storage Temperature Range (N, R)65°C to +125°C
Operating Temperature Range
AD744J/K0°C to +70°C
AD744A/B40°C to +85°C
AD744S/T55°C to +125°C
Lead Temperature Range (Soldering 60 seconds) 300°C
NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>Thermal Characteristics

8-Lead Plastic Package:  $\theta_{IA} = 100^{\circ}\text{C/Watt}, \, \theta_{IC} = 33^{\circ}\text{C/Watt}$ 8-Lead Cerdip Package:  $\theta_{JA} = 100^{\circ} \text{ C/Watt}, \, \theta_{JC} = 22^{\circ} \text{ C/Watt}$ 8-Lead Metal Can Package:  $\theta_{JA} = 150^{\circ} \text{ C/Watt}, \, \theta_{JC} = 22^{\circ} \text{ C/Watt}$ 8-Lead SOIC Package:  $\theta_{JA} = 150^{\circ} \text{ C/Watt}, \, \theta_{JC} = 65^{\circ} \text{ C/Watt}$ 8-Lead SOIC Package:  $\theta_{JA} = 160^{\circ} \text{ C/Watt}, \, \theta_{JC} = 42^{\circ} \text{ C/Watt}$ 3-For supply voltages less than  $\pm 18$  V, the absolute maximum input voltage is equal

to the supply voltage.


#### **ORDERING GUIDE**

Model	Temperature Range	Package Option*
AD744JN	0°C to +70°C	N-8
AD744KN	0°C to +70°C	N-8
AD744JR	0°C to +70°C	SO-8
AD744KR	0°C to +70°C	SO-8
AD744AQ	−40°C to +85°C	Q-8
AD744BQ	−40°C to +85°C	Q-8
AD744AH	–40°C to +85°C	H-08A
AD744JCHIPS	0°C to +70°C	Die
AD744JR-REEL	0°C to +70°C	Tape/Reel 13"
AD744JR-REEL 7	0°C to +70°C	Tape/Reel 7"
AD744KR-REEL	0°C to +70°C	Tape/Reel 13"
AD744KR-REEL 7	0°C to +70°C	Tape/Reel 7"
AD744TA/883B	−55°C to +125°C	H-08

<sup>\*</sup>N = Plastic DIP; SO = Small Outline IC; Q = Cerdip; H = TO-99 Metal Can.

### METALIZATION PHOTOGRAPH

Contact factory for latest dimensions. Dimensions shown in inches and (mm).



### **AD744**

In either case, the capacitance  $C_X$  causes the system to go from a one-pole to a two-pole response; this additional pole increases settling time by introducing peaking or ringing in the op amp's output. If the value of  $C_X$  can be estimated with reasonable accuracy, Equation 2 can be used to choose the correct value for a small capacitor,  $C_L$ , which will optimize amplifier response. If the value of  $C_X$  is not known,  $C_L$  should be a variable capacitor.

As an aid to the designer, the optimum value of  $C_L$  for one specific amplifier connection can be determined from the graph of Figure 41. This graph has been produced for the case where the AD744 is connected as in Figures 39 and 40 with a practical minimum value for  $C_{STRAY}$  of 2 pF and a total  $C_X$  value of 7.5 pF.

The approximate value of  $C_L$  can be determined for almost any application by solving Equation 2. For example, the AD565/AD744 circuit of Figure 34 constrains all the variables of Equation 2 ( $G_N$  = 3.25, R = 10 k $\Omega$ ,  $F_O$  = 13 MHz, and  $C_X$  = 32.5 pF) Therefore, under these conditions,  $C_L$ = 10.5 pF.





Figure 41. Practical Values of  $C_L$  vs. Resistance of R for Various Amplifier Noise Gains


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).


#### TO-99 (H) Package



#### Mini-DIP (N) Package



#### Cerdip (Q) Package



#### Small Outline (SO-8) Package

